

CLAIMS

1. A voltage booster converter comprising:

- a pair of input terminals A and B for connecting a DC input voltage V_{in} between these two terminals;

5 - a pair P_0 of switches SB, SH in series connected by the switch SB to the input terminal B, the input terminal A being connected across an input inductor L_{in} to the connection point between the two switches SB and SH in series, each switch SB, SH comprising control means so as to be placed simultaneously, one in an on state the other in an isolated state;

10 - a pair of output terminals C and D, for powering, by an output voltage V_{out} , a load R_{out} , the output terminal D being connected to the input terminal B, characterized in that it comprises:

 - K other additional pairs $P_1, P_2, \dots, P_i, \dots, P_{K-1}, P_K$ of switches in series with the pair P_0 between the output terminal C and the switch SH with $i = 1, 2, \dots, K-1, K$, the two switches of one and the same additional pair P_i being
15 connected across an energy recovery inductor L_{ri} ;

 - K input groups, $G_{in1}, G_{in2}, \dots, G_{in_i}, \dots, G_{in_{K-1}}, G_{in_K}$, of N_i capacitors C of like value each in series, with $i = 1, 2, \dots, K-1, K$ and $N_i = i$, the electrode of the capacitors of one of the two ends of each input group being connected to
20 the common point between the two switches SB, SH of the pair P_0 , at least the electrode of the capacitors of each of the other ends of the input groups being connected respectively to the common point between each the switch SH_i and the recovery inductor L_{ri} of the corresponding pair P_i of like rank i ,

 - K output groups, $G_{out1}, G_{out2}, \dots, G_{out_i}, \dots, G_{out_{K-1}}, G_{out_K}$, of M_i
25 capacitors C of like value each in series, with $i = 1, 2, \dots, K$ and $M_i = (K+1) - i$, the electrode of the capacitors of one of the two ends of the output groups being connected to the output terminal C, at least the electrode of the capacitors of each of the other ends of the output groups being connected respectively to the connection point between two pairs of consecutive switches P_{i-1} and P_i ;

30 in that the switches of these other K additional pairs are controlled so as to form, when the switch SB of the pair P_0 linked to the terminal B is switched to the on state for a time T_{on} , a first capacitor network connected on the one hand across the switch SB to the terminal B and, on the other hand, to the terminal C, comprising the groups of input capacitors in series

with the groups of the output capacitors such that a group of input capacitors G_{in_i} is in series with its respective group of output capacitors G_{out_i} ,

and in that when the switch SB of the pair P_0 linked to the input terminal B is switched to the isolated state for a time T_{off} these other K pairs
 5 of switches form a second capacitor network connected to the terminal A across the input inductor L_{in} comprising the input group G_{in_K} in parallel with the output group G_{out_1} , in parallel with groups of input capacitors in series with groups of the output capacitors such that a group of input capacitors $G_{in_{i-1}}$ is situated in series with a group of output capacitors G_{out_i} .

10

2. The voltage booster converter as claimed in claim 1, characterized in that the voltage V_{out} at the output of the converter is dependent on the duty ratio $\alpha = T_{on}/(T_{on}+T_{off})$, the capacitors C of the networks having one and the same value, the voltage V_{out} is given by the
 15 relation:

$$V_{out} = (V_{in}/(1-\alpha)).(K+1).$$

3. The voltage booster converter as claimed in one of claims 1 or 2, characterized in that it provides a positive output voltage V_{out} , the potential
 20 of the terminal A being greater than the potential of the terminal B, the potential of the output terminal C being greater than the potential of the output terminal D.

4. The voltage booster converter as claimed in one of claims 1 to 3,
 25 characterized in that the switches SB_i and SH_i of the additional pairs P_i are diodes DB_i and DH_i , and in that the switch SH of the pair P_0 connected to the pair P_1 is a diode DH, only the switch SB of the pair P_0 being retained, the cathode of a diode of a pair P_{i-1} being connected to the anode of the diode of the next pair P_i .

30

5. The voltage booster converter as claimed in one of claims 1 to 4, characterized in that it comprises a first impedance Z_i having a diode D_{dz} in series with a resistor r, the anode of the diode D_{dz} being linked, in the circuit of the converter, to the recovery inductor L_{r1} .

6. The voltage booster converter as claimed in one of claims 1 to 4, characterized in that it comprises another impedance Z_i having a diode D_dz in series with a Zener diode D_z , the two cathodes of the diode D_dz and the Zener diode D_z being linked together, the anode of the diode D_dz being
 5 linked, in the circuit of the converter, to the recovery inductor.

7. The voltage booster converter as claimed in one of claims 1 to 6, characterized in that each of the input G_{in_i} or output G_{out_i} groups respectively comprises a single capacitor $C_{ea_1}, C_{ea_2}, \dots, C_{ea_i}, \dots, C_{ea_K}$ for
 10 the input group G_{in_i} and $C_{sa_1}, C_{sa_2}, \dots, C_{sa_i}, \dots, C_{sa_K}$, for the output groups G_{out_i} ,

and in that the value of each of the input capacitors C_{ea_i} is deduced from the general structure by calculating the resultant capacitance of the $N_i=i$ capacitors C in series, with $i=1, 2, \dots, K$, i being the order of the input group
 15 considered:

$$\begin{array}{ll}
 C_{ea_1} = C & i=1 \\
 C_{ea_2} = C/2 & i=2 \\
 \dots & \\
 20 \quad C_{ea_i} = C/i & i \\
 \dots & \\
 C_{ea_K} = C/K & i=K
 \end{array}$$

the value of each of these output capacitors C_{sa_i} being deduced
 25 from the general structure by calculating the resultant capacitance of $M_i=(K+1)-i$ capacitors C in series, i being the order of the output group considered:

$$\begin{array}{ll}
 C_{sa_1} = C/K & i=1 \\
 30 \quad C_{sa_2} = C/(K-1) & i=2 \\
 \dots & \\
 C_{sa_i} = C/(K+1)-i & i \\
 \dots & \\
 C_{sa_K} = C & i=K
 \end{array}$$

8. The voltage booster converter as claimed in one of claims 1 to 6, characterized in that it comprises interconnections between the capacitors of one and the same level N_v of potential, the structure having a single input group G_{in} and a single output group G_{out} , and in that the input capacitor C_{eb_i} , for each of the potential levels N_{in_i} , connected between the connection points of the switches of two consecutive pairs P_i, P_{i-1} , will be deduced simply by calculating the capacitor C_{eb_i} equivalent to the capacitors in parallel of the level N_{in_i} , of potential considered, i.e.:

$$\begin{array}{lll}
 10 & C_{eb_1} = C.K & i=1 \\
 & C_{eb_2} = C.(K-1) & i=2 \\
 & & \\
 & C_{eb_i} = C.((K+1)-i) & i \\
 & & \\
 15 & C_{eb_K} = C & i=K
 \end{array}$$

the output capacitor C_{sb_i} of each of the levels of potential N_{out_i} , connected in parallel with its respective pair of switches P_i will be deduced simply by calculating the capacitor C_{sb_i} equivalent to the capacitors in parallel of the level N_{out_i} considered, i being the order of the output level of potential considered, i.e.:

$$\begin{array}{lll}
 & C_{sb_1} = C & i=1 \\
 & C_{sb_2} = C.2 & i=2 \\
 25 & & \\
 & C_{sb_i} = C.((K+1)-i) & i \\
 & & \\
 & C_{sb_K} = C.K & i=K
 \end{array}$$

9. The voltage booster converter as claimed in one of claims 1 to 8, characterized in that it comprises an output filtering capacitor C_{out} in parallel with the load R_{out} between the output terminals C and D.

10. The voltage booster converter as claimed in one of claims 1 to 2, characterized in that it provides a negative voltage, the potential of the

terminal A being less than the potential of the terminal B, the potential of the output terminal C being less than the potential of the output terminal D.

11. The voltage booster converter as claimed in one of claims 1 to 10,
5 characterized in that the switches are semiconductors comprising a control input (control means) so as to be placed simultaneously, one in an on state through the application to its control input of a first control signal, the other in an isolated state by the application to its control input of a second control signal complementary to the first.

10

12. A conversion structure characterized in that it comprises several positive and/or negative converters, according to one of claims 1 to 11, in parallel.

15

13. The conversion structure as claimed in claim 12, characterized in that the control signals of the converters of the conversion structure are out of phase so as to reduce the input and/or output current ripples of the booster converters.